SNDT WOMEN'S UNIVERSITY

BMK Knowledge Resource Centre

Vithaldas Vidyavihar, Juhu Tara Road,
Santacruz (West) Mumbai - 400049

Advanced digital logic design : using verilog, state machines, and synthesis for FPGAs

Lee, Sunggu

Advanced digital logic design : using verilog, state machines, and synthesis for FPGAs - Andover Cengage 2006 - xvii,462




E

621.38153/Lee