SNDT WOMEN'S UNIVERSITY
BMK Knowledge Resource Centre
Vithaldas Vidyavihar, Juhu Tara Road,
Santacruz (West) Mumbai - 400049
Image from Amazon.com
Practical low power digital VLSI design
Publication details: Springer (India), New Delhi 1998Description: xiii,212ISBN:- 978-81-8489-187-4
- 621.395 Yea
| Item type | Current library | Call number | Status | Barcode | |
|---|---|---|---|---|---|
| Book | SNDT Juhu | 621.395 Yea (Browse shelf(Opens below)) | Transferred to UMIT | 068926 |
Browsing SNDT Juhu shelves Close shelf browser (Hides shelf browser)
|
|
|
|
|
|
|
||
| 621.395 Tho/Moo The Verilog hardware description language | 621.395 Tsi Mixed analog digital VLSI devices and technology | 621.395/Wol FPGA-based system design | 621.395 Yea Practical low power digital VLSI design | 621.395 Zei Designing with FPGAs & CPLDs | 621.396 Rao Elements of engineering electromagnetics | 621.396 Rao Elements of engineering electromagenetics |
There are no comments on this title.
Log in to your account to post a comment.