Normal view MARC view ISBD view

Embedded System Design: Modeling Synthesis and Verification

By:

Publication details: London Springer 2013Description: xvii,352DDC classification:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Call number	Status	Barcode
Book	SNDT Juhu	001.64404/Gaj (Browse shelf(Opens below))	Transferred to UMIT	078014
Book	SNDT Juhu	001.64404/Gaj (Browse shelf(Opens below))	Transferred to UMIT	078015

Browsing SNDT Juhu shelves Close shelf browser (Hides shelf browser)

Previous				No cover image available	No cover image available		No cover image available	Next
Previous	001.64404 For/Feg Data communications and networking	001.64404 For/Feg Data communications and networking	001.64404 For/Feg Data communications and networking	001.64404/Gaj Embedded System Design: Modeling Synthesis and Verification	001.64404/Gaj Embedded System Design: Modeling Synthesis and Verification	001.64404 Gal/Han Computer communication and networking technologies	001.64404/Gal/Han Computer communications and networking technologies	Next

There are no comments on this title.

to post a comment.